世界知的所有権機関 際事務・局 特許協力条約に基づいて公開された国際出願



(51) 国際特許分類6 G06F 9/38, 9/30

A1

(11) 国際公開番号

WO99/45463

(43) 国際公開日

1999年9月10日(10.09.99)

(21) 国際出願番号

PCT/JP98/00885

(22) 国際出願日

1998年3月4日(04.03.98)

(71) 出願人(米国を除くすべての指定国について) 株式会社 日立製作所(HITACHI, LTD.)[JP/JP]

〒101-8010 東京都千代田区神田駿河台四丁目6番地

Tokyo, (JP)

(72) 発明者;および

(75) 発明者/出願人(米国についてのみ)

三木良雄(MIKI, Yoshio)[JP/JP]

〒187-0022 東京都小平市上水本町三丁目15-8-106 Tokyo, (JP)

(74) 代理人

弁理士 小川勝男(OGAWA, Katsuo)

〒100-8220 東京都千代田区丸の内一丁目5番1号

株式会社 日立製作所内 Tokyo, (JP)

(81) 指定国 CN, JP, KR, US, 欧州特許 (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE)

添付公開書類


国際調査報告書

(54)Title: INFORMATION PROCESSOR

(54)発明の名称 情報処理装置

(57) Abstract

In a conventional information processor which speculatively executing a succeeding instruction with a data-sensitive relation, a functional unit is used for the speculative execution. If the prediction is not right, the same functional unit is used again. That is to say, the frequency of usage of the functional unit is increased and there is a possibility of the processing time is lengthened because of the competition of use of the functional unit. Further, it is necessary to improve the correctness of the prediction. Therefore, there are provided a history functional unit which outputs instruction execution results in the past as the results of execution of the instruction and an instruction issuing circuit which issues an instruction whose operand is the same value as in the past to the history functional unit to omit the speculative execution. A guard cache in which the instruction addresses of the instructions whose prediction correctnesses are low are stored is provided in a history cache in which operation results are stored to prevent the instructions whose addresses are registered in the guard cache from being registered again in the history cache.



111 ... history cache

11) ... instruction decoder

116 ... execution result comparing unit

118 ... register file